Welcome to Libre-Chip Forum! :wave:
|
|
0
|
17
|
July 8, 2024
|
About the General category
|
|
0
|
5
|
July 8, 2024
|
Idea for maybe allowing much wider fetch/rename/etc. widths in a CPU
|
|
1
|
2
|
January 16, 2025
|
Fwd: [Commons_Fund] programmerjake@gmail.com
|
|
1
|
21
|
December 2, 2024
|
starting working on a nlnet grant proposal
|
|
4
|
11
|
December 1, 2024
|
I wrote a mostly-working instruction extractor for the OPF PowerISA 3.1C pdf
|
|
0
|
11
|
October 28, 2024
|
libre-chip/cpu CI issues
|
|
2
|
16
|
October 22, 2024
|
Released fayalite v0.2.0
|
|
0
|
3
|
October 18, 2024
|
Proposal for Libre-Chip's First CPU Architecture
|
|
6
|
34
|
October 13, 2024
|
Is Fayalite ready for releasing version 0.2.0?
|
|
1
|
15
|
October 13, 2024
|
Testing creating a new thread via email
|
|
0
|
5
|
October 7, 2024
|
Create Discourse topic by email
|
|
1
|
5
|
October 7, 2024
|
Formal verification in Fayalite
|
|
3
|
11
|
October 7, 2024
|
Syntax suggestions for Fayalite
|
|
3
|
7
|
October 7, 2024
|
Another HDL in Rust
|
|
1
|
17
|
September 8, 2024
|
Simulator for Fayalite
|
|
1
|
26
|
September 8, 2024
|
Ideas for what to do initially
|
|
0
|
18
|
August 15, 2024
|
Adding Docs for Fayalite
|
|
3
|
15
|
July 24, 2024
|