|
Welcome to Libre-Chip Forum! :wave:
|
|
0
|
25
|
July 8, 2024
|
|
About the General category
|
|
0
|
7
|
July 8, 2024
|
|
Grant Proposal for Programmable Decoder for Supporting Almost Any ISA
|
|
5
|
25
|
October 27, 2025
|
|
Open Source Chip Design Workshop
|
|
1
|
21
|
October 18, 2025
|
|
Schematics: Libre Chip Execution Unit — Discussion & Suggestions
|
|
10
|
41
|
September 5, 2025
|
|
Idea for changing the register file and muxing to make it faster
|
|
29
|
56
|
August 30, 2025
|
|
Ideas for what to do initially
|
|
2
|
69
|
August 26, 2025
|
|
Idea for maybe allowing much wider fetch/rename/etc. widths in a CPU
|
|
13
|
120
|
August 24, 2025
|
|
Another HDL in Rust
|
|
3
|
53
|
August 24, 2025
|
|
Congratulations — and an ISA proposal
|
|
5
|
15
|
August 22, 2025
|
|
Draft of NLnet Grant Announcement
|
|
6
|
30
|
August 19, 2025
|
|
coming up with a more specific grant budget
|
|
8
|
28
|
July 22, 2025
|
|
starting working on a nlnet grant proposal
|
|
4
|
38
|
December 1, 2024
|
|
I wrote a mostly-working instruction extractor for the OPF PowerISA 3.1C pdf
|
|
0
|
25
|
October 28, 2024
|
|
libre-chip/cpu CI issues
|
|
2
|
51
|
October 22, 2024
|
|
Released fayalite v0.2.0
|
|
0
|
28
|
October 18, 2024
|
|
Proposal for Libre-Chip's First CPU Architecture
|
|
6
|
77
|
October 13, 2024
|
|
Is Fayalite ready for releasing version 0.2.0?
|
|
1
|
30
|
October 13, 2024
|
|
Testing creating a new thread via email
|
|
0
|
23
|
October 7, 2024
|
|
Create Discourse topic by email
|
|
1
|
20
|
October 7, 2024
|
|
Formal verification in Fayalite
|
|
3
|
37
|
October 7, 2024
|
|
Syntax suggestions for Fayalite
|
|
3
|
37
|
October 7, 2024
|
|
Simulator for Fayalite
|
|
1
|
51
|
September 8, 2024
|
|
Adding Docs for Fayalite
|
|
3
|
42
|
July 24, 2024
|